Low-pin-count low-cost interface supports WQXGA resolution
The PanelPort VPP1600EMG DisplayPort receiver and timing controller IC provides the increased bandwidth needed for high-resolution digital media on desktop PC monitors, notebook displays, and LCD TVs. The DisplayPort interface uses spread-spectrum clocking and offers OEMs an increased level of signal integrity by significantly reducing EMI.
The DisplayPort interface uses one, two, or four data pair lanes with an embedded clock and yields 1.6- or 2.7-Gbit/s bandwidth/lane, with roughly 40% lower pin count than current interfaces. The 100-pin TQFP-packaged VPP1600EMG provides a customized SerDes using advanced serial interface and timing technologies.
The device is fully compliant to the DisplayPort 1.1a standard, supports a full video interface, and includes security encryption through HDCP1.3. The chip can support up to WQXGA (2,560 x 1,600 at 60 Hz) resolution in four-lane receiver display mode, as well as two-lane 1,920 x 1,080 at 60 Hz for notebook panels, and will drive cabling of up to 15 m long. ($5 ea/10,000available now.)
Subscribe to:
Post Comments (Atom)
About Me
- Be Innovative
- i am simple...........
Blog Archive
-
▼
2008
(122)
-
▼
April
(88)
-
▼
Apr 15
(17)
- remote microscopy
- Unique Locks On Microchips Could Reduce Hardware P...
- Turn Down the Heat … Please
- latest mobile phones
- crystals
- Receiver chip handles DisplayPort interface for de...
- Splice connector’s unisex design eases electronic ...
- JAVA ONLINE 10
- JAVA ONLINE 9
- JAVA ONLINE 8
- JAVA ONLINE 7
- JAVA ONLINE 6
- JAVA ONLINE 5
- JAVA ONLINE 4
- JAVA ONLINE 3
- JAVA ONLINE 2
- JAVA ONLINE 1
-
▼
Apr 15
(17)
-
▼
April
(88)
No comments:
Post a Comment